## DR. BABASAHEB AMBEDKAR TECHNOLOGICAL UNIVERSITY, LONERE

## Mid Semester Examination - Oct 2018

Sem: III Course: B. Tech in Computer Engineering Subject Name: Digital Electronics and Microprocessors Subject Code: BTCOC305 Duration:- 1 Hr. Max Marks: 20 Date:- 12/10/2018 **Instructions to the Students:** 1. All questions are compulsory. 2. Illustrate your answer with suitable diagram and examples. 3. Assume suitable data if required (Level/CO) Marks [1 X 6] Q. 1 1. If a signal passing through a gate is inhibited by sending a low into one of the [Remember] inputs, and the output is HIGH, the gate is a (n): [A] NAND [B] NOR [D] OR [C] AND [Understand] 2. Convert in to equivalent decimal 2148 = ? [A] 10410 [B] 14010 [C] 01410 [D] Not Possible 3. Each product term of a group, w'.x.y' and w.y, represents the in that group. [Apply] [C] POS [D] SOP [A] Input [B] Output [Remember] 4. Half-adders have a major limitation in that they cannot [B] Only one bit addition [A] No carry output [C] No carry input [D] None 5. Determine the output frequency for a frequency division circuit that contains [Apply] 10 flip-flops with an input clock frequency of 20.48 MHz. [B] 5 KHz [C] 30.24 KHz [D] 11.71 KHz [A] 10.24 KHz 6. In a down counter, which flip-flop doesn't toggle when the inverted output of [Understand] the proceeding flip-flop goes from HIGH to LOW. IAI MSB F/F [B] LSB F/F [C] All of above [D] None [2 X 3] Q.2 Solve any Two of the following. [Analyze] (A) Encode the data 1001 in even parity, by using Hamming code. (B) Minimize given function using K-Map in SOP form [Analyze]  $F(A, B, C, D) = \sum m(0.3.5.6.7.10.12.13) + \sum d(2.9.15)$ Illustrate the working of T flip flop as frequency divider circuit. (Divide by 4) [Apply] **(C)**  $[8 \times 1]$ Q. 3 Solve any One of the following. (A) Implement 8:1 Multiplexer using 2:1 Multiplexers. Draw the truth table to justify [Analyze & Apply] [Analyze & (B) Design asynchronous decade counter using T flip-flop. Apply]

\*\*\*\*