## DR. BABASAHEB AMBEDKAR TECHNOLOGICAL UNIVERSITY, LONERE – RAIGAD -402 103

Semester Examination – May - 2019 **Branch: Electrical Engineering** Sem .:- IV Subject with Subject Code: Analog and Digital electronics (BTEEE-406B) Date:-24/05/2019 Marks: 60 Time: 3 Hr. Instructions to the Students 1. Each question carries 12 marks. 2. Attempt any five questions of the following. 3. Illustrate your answers with neat sketches, diagram etc., wherever necessary. 4. If some part or parameter is noticed to be missing, you may appropriately assume it and should mention it clearly (Marks) Q.1. Attempt any 2 from following. (a) Define AC load line. Draw the AC load line for a Common Emitter (6) configuration amplifier, if  $V_{CC} = 20 \text{ V}$ ,  $R_1 = 16 \text{ K}\Omega$ ,  $R_2 = 4 \text{ K}\Omega$ ,  $R_E =$ 2 K $\Omega$ , R<sub>c</sub> = 3 K $\Omega$  and R<sub>L</sub> = 12 K $\Omega$ . (b) In a common emitter amplifier circuit derive the equation for (6) voltage gain Av. (c) What is the need of cascading? Derive the gain expression for (6) multistage amplifier. Q.2. Attempt any 2 from following. (a) Enlist the characteristics of an ideal OPAMP. Draw the diagram of (6) ideal OPAMP and discuss its functioning. (b) Define (6)Input Offset Voltage (i) Input Bias Current (ii) (iii) Input impedance (c) Write a short note on Window Detector using OPAMP. Draw neat (6) circuit diagram and waveforms. Q.3. Attempt all questions. Define Universal Gates. Implement using universal gates (6)(i) AND gate (ii) OR gate. (b) Convert the following (6)(i)  $(2003.31)_{10} = (?)_{16}$  (ii)  $(1F0C)_{16} = (?)_8$  (iii)  $(68.4B)_{16} = (?)_8$ Q.4. Attempt all questions. With appropriate diagram explain the working of CMOS-NOR gate.

Implement a 4-bit Parallel In Serial Out shift register using D Flip (6)

A10D47D351C36413541E38D942BA4115

(b)

Flops

## undefined

Q.5.	Attempt all	questions.
		1

- (a) Simplify using K-Map f(W,X,Y,Z) = WX'Y'+WY+W'YZ' (6)
- (b) Find Prime Implicants for  $f(W,X,Y,Z) = \Sigma m$  (2, 3, 6, ,7, 8, 10, 11, (6) 12, 14, 15)
- Q.6. Attempt any 2 from following.
  - (a) Implement 4-bit Ripple Carry Adder. (6)
  - (b) Design a full subtractor circuit using 3:8 Deoder (6)
  - (c) Write a short note on diode switch matrix. (6)

**END** 

